

CNES feedback on the ATF280E FPGA and Space FPGA Designer

Workshop on fault-injection and fault-tolerance tools for reprogrammable FPGAs

ESTEC
11/09/2009

Pierre GASNIER – CNES trainee
Jean BERTRAND – internship supervisor

Forecast :

- ▶ Background : final year internship « Comparative Evaluation of SEE Immune and reconfigurable FPGAs
- ▶ Part of the roadmap “ **reconfigurable payload** ” (MTRV)
- ▶ Comparison of two SEE Immune and reconfigurable FPGAs :



vs



- The tools and the FPGAs
- From a " user point of view "

The two FPGAs :

Single Event Effects Immune Reconfigurable FPGAs

► The **ATF280E** from **Atmel Corp.**



- Not ITAR and European
- Available (Engineering samples)

- Same as AT40KEL040 (capacity x 7)
→ SEU hardened memory points.

Available in QML-V

- TOOLS :
Synthesis : **Mentor Precision**
Place & Route : **IDS Figaro**

► The “ **SIRF** ” from **Xilinx**
(SEU Immune Reconfigurable FPGA)




- ITAR and American
- In development (avail : dec 2010)

- " Hardened by design Virtex-5 VX130T "
= No XTRM, no scrubbing.




- TOOLS :
Synthesis (XST), place and route are integrated into one tool : **Xilinx ISE**

General features :

	ATF280E	SIRF
« ASIC Gates »	288K gates	“ 1,3 Million gates ”
Number of Core Cells / Slices	14 400 Core-Cells	20 480 Slices
User Ram	115,2 Kbit	10 728 Kbit
Clocks	8 Global and 4 Fast	32 Global networks
Maximum frequency	100 MHz internal, 50 MHz system	550 MHz internal, 250 MHz system
Cores voltages	1,8 V	1,0 V
Packages	MCGA 472	CF1144
User I/O	308 max + LVDS I/Os	com version. : 840 Single Ended Pins
Standards I/O	CMOS, TTL 1,8/3,3V, No 5 V Tolerance 8 LVDS Receiver/Tranceiver	≈ 25 standards (1,2V / 1,5V / 1,8V / 3,3V)
Die size	225 mm ²	146 mm ²
		 RocketIO GTX Transceiver, MAC Ethernet, PCI Express, MAC DSP, 2 PPC440 (not hardened)


Logic capacity of the two FPGAs :

Routing resource of the two FPGAs




Process comparison

ATF280E : **0.18µm** CMOS technology



AT58KRHA (180 nm - 6 metal layers)
same as ATC18RHA ASIC

Virtex-5 : **65-nm** (triple oxide process)




Virtex-5 (65 nm -12 metal layers)

ATMEL 's development tools

- Many difficulties encountered with the Atmel's tools
- The comparative evaluation of the two FPGAs has turned into an evaluation of the Atmel's tools

ATMEL 's development tools



Synthesis :


Comb cells	: 110%
Seq Cell	: 15 %

→ Leon2 ≈ less than 40 K gates in an Asic

→ The same design in the SIRF (commercial version Virtex-5 FX130T) consumes 6 % LUT and 3 % Flip-Flop

Why does Leon not fit into the ATF280E ?

And what about “Leon with no DSU” ?



Synthesis :


Comb cells : 82 %

Seq Cell : 12 %

Place & Route : failed


Number of Cell Contentions : 588

Number of Net Contentions : 3675




It does not fit ...

ATMEL 's development flow




MENTOR Precision Synthesis





ATMEL Figaro IDS

The Macro detection problem : example


For example,
from this simple function



... the tool should
recognize




Macro « FGEN2R »






one Core Cell

The Macro detection problem : example

For example,
from this simple function







... the tool should
recognize




one Core Cell

... but instead,
recognizes




two Core Cells
+ routing resources

Atmel development flow : main issue




MENTOR Precision Synthesis



ATMEL Figaro IDS


Atmel development flow : other issues



Core Cell Waste : example

!


A lot of Core Cells used as “routing Cell”



Core Cell
used for
feedback

Part B : designs implemented

- Space Wire UK VHDL IP (with the LVDS drivers)




Synthesis :


Combinational Cells : **4.3%**
Sequential Cells : **1 %**

P&R :

Logic Core Cells (512)
+ Routing Cells (138) : **4,5 %**



- A recursive filter + 2 serial/parallel converters




Synthesis :

Combinational Cells : **1,76%**
Sequential Cells : **0.86%**

P&R :


Logic Core Cells (377)
+ Routing Cells (92) : **3,3 %**



Max freq : Up to 50 MHz

Part B : designs implemented

- Leon_mcure (No DSU / code in bprom.vhd / IO access only)



Synthesis :

Combinational Cells	56.3%
Sequential Cells	8 %

P&R :

Logic Core Cells + routing cells	73,7 %
----------------------------------	---------------

→ **Max freq : 14,6 MHz**


→ **3 hours of Place and Route**

Illustration of the routing cell issue




“Leon_mccore”

**(Place & route OK,
the design works)**




Green spots = Core Cells used as “routing cells”

Illustration of the routing cell issue



“Leon_mccore”


**(Place & route OK,
the design works)**




An illustration of the issue reported by KDA : (Clk & Clkn of the mcore design)

- Large clocks skew in the clock trees in the case of a design containing derived clocks
- Figaro does not report correctly the timing problems


An illustration of the issue reported by KDA : (Clk & Clkn of the mcore design)



The net “clk” (the main external clock)




The net “clkn” (the derived clock)






The net "clk" (the main external clock)



The net "clkn" (external now)




Conclusion :

- Technology gap between Atmel and Xilinx (eg : routing resources)
- Nevertheless, Atmel FPGAs have a real potential (not ITAR, availability)
- Poor documentation and immaturity of the tool
- Space FPGA Designer appears to be the root cause of limitation and waste!

Conclusion :

Will the tool support up the next Atmel 's FPGAs ?

Kilo gates




Thanks very much,


Do you have any questions ?

Add-On Slides

An illustration of the issue reported by KDA : (Clk & Clkn of the mcore design)



The net “clk” (the main external clock)



The net “clkn” (the derived clock)

Primitives inferred for combinational Logic : the “second mapping” step

for the main combinational glue of a design :

✗ → no recognition of those macros

(See slide 12)

Table 6 describes the dynamic macros available in the PSLI library.

Table 6. Logical Function

Logical Function	Description
FGEN1	n input function generator ($1 \leq n \leq 4$)
FGEN1F	n input function generator with combinatorial feedback ($1 \leq n \leq 3$)
FGEN1FT	n input function generator with combinatorial feedback followed by tri-state buffer ($1 \leq n \leq 3$)
FGEN1R	n input function generator followed by a register ($1 \leq n \leq 4$)
FGEN1RF	n input function generator with registered feedback ($1 \leq n \leq 3$)
FGEN1RFT	n input function generator with registered feedback followed by tri-state buffer ($1 \leq n \leq 3$)
FGEN1RT	n input function generator followed by a register and tri-state buffer ($1 \leq n \leq 4$)
FGEN1T	n input function generator followed by a tri-state buffer ($1 \leq n \leq 4$)
FGEN2	Two n input function generators ($1 \leq n \leq 3$)
FGEN2F	Two n input function generators with combinatorial feedback on 1-output ($1 \leq n \leq 2$)
FGEN2FT	Two n input function generators with combinatorial feedback followed by tri-state buffer on 1-output ($1 \leq n \leq 2$)
FGEN2R	Two n input function generators with 1-output registered and the other combinatorial ($1 \leq n \leq 3$)
FGEN2RF	Two n input function generators with 1-output registered and feedback ($1 \leq n \leq 2$)
FGEN2RFT	Two n input function generators with 1-output registered, tri-stated and feedback ($1 \leq n \leq 2$)
FGEN2RT	Two n input function generators with 1-output registered and tri-stated ($1 \leq n \leq 3$)
FGEN2T	Two n input function generator with 1-output tri-stated ($1 \leq n \leq 3$)
MGEN ⁽¹⁾	Two 3-input function generators
MGENR	Two 3-input function generators with 1-output registered
MGENRT	Two 3-input function generators with 1-output registered and tri-stated
MGENT	Two 3-input function generator with 1-output tri-stated


Note: 1. The MGEN macros are special case macros (typically used in multipliers) with an upstream AND gate feeding the Look-Up Tables.

for the main combinational glue of a design :


→ Mapping of those macros only.

Cause of the partial macro detection : which mapping ?

Potential recognition of a FGEN2
at the “synthesis mapping step” :




Potential recognition of a FGEN2R
at the “Place and Route mapping step” :



Primitives inferred for combinational Logic : synthesis step

The Leon2 design :



Mappings : between Mentor and Atmel

Verified Examples :

VHDL or Verilog

Mapping



Mapping




Example 1 :



FGEN1R

Example 2 :



FGEN1

Example 3 :



FGEN1

Example 4 :



FGEN1 —> FGEN1R

Could be
“re-map”
as :

(depending on
logic content,
number
of inputs, ...)

Netlist
.edf

incomplete Area report

Figaro - top_iir_para : c:\DONNEES_PARTAGEES\Designs_ATF280E\filtre_IIR\Layout

File Edit View Library Timing Flow Tools Options Window Help

Open Map Parts Compile

Part Info - Compile - /top_iir... Done Help

Core Cell

Name: (58,61)
Status: Routing
Contention:
Grid: (58,61)
Input Nets: -0-
Output Nets: -0-
Instances: -0-
Clocked:

Instances...

Done Help

The screenshot shows the Figaro software interface. On the left, there's a 'Core Cell' configuration dialog with fields for Name, Status, Contention, Grid, Input Nets, Output Nets, Instances, and Clocked. Below it is a grid-based layout of logic cells. On the right, there's a 'Figaro Design Stats. Viewer' window displaying a 'FIGARO STATISTICS FILE' with various design parameters and their values.

Figaro Design Stats. Viewer: top_iir_para.sts

File Edit Help

Default (Fixed)

FIGARO STATISTICS FILE

Date And Time : lundi 7 septembre 2009 at 2:13:28
Device Type : ATF280E-MCGA472
Figaro Version : Atmel ids9.0.1c

Design Statistics for " top_iir_para "
Design Step : Bitstream

Number of Macros :	177
Number of Nets :	365
Number of Pins :	1445
Average Pins per Net :	3.96
Maximum Pins per Net :	102

Number of Nets : 0 unrouted
365 routed



Number of Logic only Macros : 0 unplaced
167 placed

Number of Logic Cells : 386 used
0 needed
14014 free

Number of macros with RAM : 0 unplaced
0 placed
0 used
0 needed
900 free


Number of IO Macros : 0 unplaced
10 placed
10 used
0 needed
948 free

Number of Flip-Flops : 134
Number of Gates : 243
Number of Macro Wires : 0
Number of Route Wires : 9
Number of Buses : 1619
Local Buses : 926
Express Buses : 693



(There is no Clock Enable
on the Atmel 's flip-flops)



**Synthesis :**


Combinational Cells : **30.06%**
Sequential Cells : **3.88%**

P&R :

Logic : Core Cells (3641)
+ 343 Route Wires used = **27,6 %**

Atmel clock distribution (src : ATMEL)

Global & Fast Clocking



8 Dedicated 'Global Clock buses'

- Individual 'Global Clock' line feeds all the logic cells in one column
- GCK1 to GCK8
- Distributed across a special high-speed bus (top edge of the FPGA)
 - => FPGA distribution < 1 nS
- 'Global Clock Pad' connection
- Each column of the array has a Column Clock selected from one of the 8 'Global Clock' buses


4 Additional 'Fast Clock buses'

- Only for the right/left most columns of the array
- FCK1-2 to left-side I/O
- FCK3-4 to right-side I/O

Each sector column can be clocked by


- Plane 4 'Express bus'
- Global Clock column

The ATF280E Core Cell



Virtex-5 from Xilinx : Architecture

Virtex-5 = generic logic blocks + dedicated hard IP “




Virtex-5 "CLB" = two Slices

Xilinx logic block : the "Slice"

Comparison ATF280E / Virtex-5 FX130T

Equivalent elementary logic cells



1 ATF280E Core Cell

≈


¼ of a Virtex-5 Slice

Contents of the
FPGA :

	14 400 Core Cells (2 LUT + 1 FF)		20 480 Slices (4 LUT + 4 FF)
28 800 3-entrée LUTs in front of 14 400 Flip – Flops		81 920 6-input LUTs in front of 81 920 Flip - Flops	

Ratios :

$$r = \frac{\text{Virtex-5}}{\text{ATF280E}}$$



Quantity of LUT inputs
Quantity of LUT memory

$$r = 8,53 \\ r = 22,8$$

Flip-Flop number

$$r = 5,58$$



SIRF Radiation Goals (src : MAPLD 2005)

Total Dose	> 300 krad(Si) (requirement) > 1 Mrad(Si) (goal)
Dose Rate	
<i>Latch up</i>	> 1×10^{10} rad(Si)/sec
<i>Upset</i>	> 1×10^9 rad(Si)/sec (requirement) > 5×10^9 rad(Si)/sec (goal)
SEE	
<i>Latch up</i>	none up to LET > 100 MeV-cm ² /mg
<i>Upset</i>	threshold LET > 40 MeV-cm ² /mg, error rate < 1×10^{-10} errors/bit-day (requirement) threshold LET > 100 MeV-cm ² /mg, error rate < 1×10^{-10} errors/bit-day (goal)
<i>Functional</i>	
<i>Interrupt</i>	threshold LET > 40 MeV-cm ² /mg, error rate < 1×10^{-10} errors/bit-day (requirement) threshold LET > 100 MeV-cm ² /mg, error rate < 1×10^{-10} errors/bit-day (goal)

SIRF Virtex-5 packaging


SIRF : CF1144 (35x35 mm, high lead balls, MSL1)

→ Pitch :	1.00 mm
→ Solder balls :	0.60 mm Φ
→ maximum I/O :	960
- User I/Os	- 840
- Differential I/O Pairs	- 420
→ Die size :	146 mm ²
→ Die Thickness :	?



Src : Xilinx

- 11-Layer metallization
- 10 copper + 1 aluminum
- New Triple-Oxide Structures
- Lower quiescent power consumption



Virtex(220nm)
Virtex-E (180nm)
Virtex-II (150nm)
Virtex-IIpro(130nm)
XPLA3 (350nm)
CoolRunner-II (180nm)
Virtex-4 (90nm)
Spartan-3 (90nm)
Spartan-3E/3A (90nm)
Virtex-5 (65nm)

